Languages and Compilers (SProg og Oversættere)


Code Generation

1


Code Generation

- a. Describe the purpose of the code generator
- b. Discuss Intermediate representations
- c. Describe issues in code generation
- d. Code templates and implementations
- e. Back patching
- f. Implementation of functions/procedures/methods
- g. Register Allocation and Code Scheduling
- h. Optimizations

The "Phases" of a Compiler



The "Phases" of a Compiler



Intermediate Representations

- Abstract Syntax Tree
 - Convenient for semantic analysis phases
 - We can generate code directly from the AST, but...
 - What about multiple target architectures?
- Intermediate Representation
 - "Neutral" architecture
 - Easy to translate to native code
 - Can abstracts away complicated runtime issues
 - Stack Frame Management
 - Memory Management
 - Register Allocation




Figure 10.3: A middle-end and its ILs simplify construction of a compiler suite that must support multiple source languages and multiple target architectures.

Issues in Code Generation

• Code Selection:

Deciding which sequence of target machine instructions will be used to implement each phrase in the source language.

• Storage Allocation

Deciding the storage address for each variable in the source program. (static allocation, stack allocation etc.)


- Register Allocation (for register-based machines) How to use registers efficiently to store intermediate results.
- Code Scheduling

The order in which the generated instructions are executed


Code Emmision

- Generating the actual instructions is usually called emission
 - a CodeGenVisitor emits instructions
- Example:
 - MethodBodyVisitor.visit(Plus)
 - visit(E1)
 - visit(E2)
 - emit("iadd\n")

```
/* Visitor code for Marker ⑦
procedure visit(Computing n)
    visitCHILDREN(n)
    loc ← ALLOCLOCAL()
    n.SETRESULTLOCAL(loc)
    call EMITOPERATION(n)
end
```




Code Templates



Code Templates


While Command:




Alternative While Command code template:

visit [while E do C] =
 JUMP h
 l: visit [C]
 h: visit[E]
 JUMPIFTRUE 1

Backpatching Example



Code Template: Global Procedure



```
# Push frame on stack
subi $sp,$sp,frameSz
                            # Save return address in frame
      $ra,0($sp)
SW
      $fp,4($sp)
                            # Save old frame pointer in frame
SW
      $fp,$sp
                             # Set $fp to access new frame
move
# Save callee-save registers (if any) here
# Body of method is here
# Restore callee-save registers (if any) here
lw
      $ra,0($fp)
                            # Reload return address register
1w $fp,4($fp)
                             # Reload old frame pointer
addi
      $sp,$sp,frameSz
                            # Pop frame from stack
jr
      $ra
                             # Jump to return address
```

Figure 13.6: MIPS prologue and epilogue code

Register Allocation

- A compiler generating code for a register machine needs to pay attentention to register allocation as this is a limited ressource
- In routine protocol
 - Allocate arg1 in R1, arg2 in R2.. Result in R0
 - But what if there are more args than regs?
- In evaluation of expressions
 - On MIPS all calculations take place in regs
 - Reduce traffic between memory and regs

Code scheduling

- Modern computers are pipelined
 - Instructions are processed in stages
 - Instructions take different time to execute
 - If result from previous instruction is needed but not yet ready then we have a stalled pipeline
 - Delayed load
 - Load from memory takes 2, 10 or 100 cycles
 - Also FP instructions takes time

Reg allocation and Code Scheluling

- Reg allocations algorithms try to minimize the number of regs used
- May conflict with pipeline architecture
 - Using more regs than strictly necessary may avoid pipeline stalls
- Solution
 - Integrated register allocator and code scheduler




Figure 13.31: AST-Level Peephole Optimization




Figure 13.32: IR-Level Peephole Optimizations

```
ldc IntLit1
                                                        {Bytecode
                                     {Bytecode
                                                    ⇒ sequence
                                       sequence
                                                         for operand}
                                       for operand}
ldc IntLit1
               ⇒ ldc IntLit3
                                                        ldc IntLit3
                                                                           ldc 2<sup>n</sup>
ldc IntLit2
                                     iadd
                                                                                       ldc n
                                                        iadd
iadd
                                     ldc IntLit2
                                                                           imul
                                                                                  \Rightarrow
                                                                                       ishl
                                     iadd
                                                   (b)
                      (a)
                                                                                  (C)
               \Rightarrow ldc IntLit
ldc IntLit
                                                                       ldc IntLit1
                                    ldc IntLit
                                                   ⇒ ldc IntLit
                                                                                      \Rightarrow
                                                                                           ldc IntLit2
iconst_0
                                                                       ldc IntLit2
                                                                                           ldc IntLit1
                                    iconst 1
iadd
                                                                       iadd
                                    imul
                                                                                           iadd
                     (d)
                                                   (e)
                                                                                   (f)
     ldc IntLit1
                           ldc IntLit1
                      \Rightarrow
     ldc IntLit2
                           ldc IntLit2
     ineq
                           isub
     iadd
                      (g)
```

Figure 13.33: Bytecode-Level Peephole Optimizations

beq \$reg, \$0, L1 bneq \$reg, \$0, L2 \Rightarrow b L2 b L1 \Rightarrow L1: L1: L1: L1: (a) (b) b Ll \Rightarrow b L2 L1: b L2 move \$reg, \$reg L1: b L2 \Rightarrow (nothing) (d) (c) sw \$reg,loc sw \$reg,loc \Rightarrow lw \$reg,loc (e)

Figure 13.34: Code-Level Peephole Optimizations